



US006026496A

**United States Patent** [19][11] **Patent Number:** 6,026,496**Wright et al.**[45] **Date of Patent:** Feb. 15, 2000[54] **METHOD AND APPARATUS FOR GENERATING A PULSE**[75] **Inventors:** Jeffrey P. Wright, Boise, Id.; Steven F. Schicht, Austin, Tex.[73] **Assignee:** Micron Technology, Inc., Boise, Id.[21] **Appl. No.:** 09/001,738[22] **Filed:** Dec. 31, 1997[51] **Int. Cl.<sup>7</sup>** ..... G06F 1/04[52] **U.S. Cl.** ..... 713/500; 713/503; 713/600[58] **Field of Search** ..... 713/400, 401, 713/500, 501, 503, 600, 601; 327/172, 173, 174, 181, 291[56] **References Cited****U.S. PATENT DOCUMENTS**

5,033,001	7/1991	Ibi	713/500
5,517,137	5/1996	Stephens, Jr.	326/93
5,557,225	9/1996	Denham et al.	327/199
5,729,169	3/1998	Roohparvar	327/227

5,764,582 6/1998 Tai ..... 365/222

*Primary Examiner*—Dennis M. Butler*Attorney, Agent, or Firm*—Dorsey & Whitney LLP[57] **ABSTRACT**

A circuit for generating a pulse with minimal delay after receiving a trigger signal includes a passgate, a gating circuit, and a reset circuit. The passgate is enabled by control signals received at the gating circuit having a trigger signal as one of the control signals. The trigger signal is also presented as an input to the passgate. When enabled, the passgate propagates the trigger signal to an output. A predetermined time after the trigger signal appears at the passgate input, a passgate control signal is turned off, thereby preventing the trigger signal from further passing through the passgate. The reset circuit is then turned on, which pulls the signal at the output of the passgate to a reference voltage, ending the pulse. Once the pulse is generated, it can be rectified and further combined with other signals to produce signals used in other parts of the circuit.

**52 Claims, 6 Drawing Sheets**